



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

87

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/601,005	06/20/2003	Makoto Kudo	81751.0061	5768
26021	7590	12/15/2005	EXAMINER	
HOGAN & HARTSON L.L.P.			LAI, VINCENT	
500 S. GRAND AVENUE				
SUITE 1900			ART UNIT	PAPER NUMBER
LOS ANGELES, CA 90071-2611			2181	

DATE MAILED: 12/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/601,005	KUDO, MAKOTO
	<b>Examiner</b>	<b>Art Unit</b>
	Vincent Lai	2181

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 20 June 2003.
- 2a) This action is FINAL.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-18 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 20 June 2003 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date April 22, 2005.
- 4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

**DETAILED ACTION**

1. Claims 1-18 have been examined.
  
2. Receipt is acknowledged of all arguments and amendments submitted, where the papers have been placed of record in file.

***Priority***

1. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). Certified copies of the priority documents have been received.

***Information Disclosure Statement***

2. The information disclosure statement (IDS) submitted on 4/22/2005 was considered by the examiner.

***Drawings***

3. The drawings are objected to under 37 CFR 1.83(a) because they fail to show elements 10, 90, and 42 as described in the specification. Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures

appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

***Specification***

4. The abstract of the disclosure is objected to because the phrase "which enables to reduce" in the first sentence of the abstract is unclear and ambiguous. Correction is required. See MPEP § 608.01(b).
  
5. The disclosure is objected to because of the following informalities: There are missing references in the disclosure of numbered elements in the figures. Specifically, elements 30, 50, 104, 106, 108, and 110 in Figure 2; elements 350, and 360 in Figure 3; elements 48, 50, and 54 in Figure 4; elements 450, and 460 in Figure 5; elements 48,

50, and 54 in Figure 6; element 560 in Figure 7; and element 610 in Figure 9. It is suggested that the applicant review the figures to ensure all numbered items are referred to in the disclosure.

Appropriate correction is required.

6. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: "Data Processing Device and Electronic Equipment Utilizing Loop Instructions in Conjunction with Branch Instructions."

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-2, and 13-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Branigin (U.S. Patent # 5,655,096).

As per claim 1, Branigin discloses a data processing device using pipeline control, comprising:

an instruction queue in which a plurality of instruction codes are fetched (Column 11, lines 50-52);

a fetch address operation circuit which calculates a fetch address used to fetch an instruction code in the instruction queue (Column 71, lines 1-6); a fetch circuit which fetches an instruction code that is read out based on the fetch address into the instruction queue (Column 60, lines 11-12); and a branch information setting circuit which decodes a branch setting instruction instructing a branch to a branch target address when the fetch address is a branch address (Column 62, lines 54-59), stores the branch address in a branch address storage register (Column 65, lines 18-32: Describes the steps associated with using a branch address), and stores the branch target address in a branch target address storage register (Column 65, lines 18-32), wherein the fetch address operation circuit includes a circuit which compares one of a previous fetch address and an expected next fetch address with a value stored in the branch address storage register, and then determines whether or not to output a value stored in the branch target address storage register as a next fetch address, based on the comparison result (Column 88, lines 33-41: The determined results are conditional).

As per claim 2, Branigin discloses a data processing device using pipeline control, comprising:  
an instruction queue in which a plurality of instruction codes are fetched (Column 11, lines 50-52);

a fetch address operation circuit which calculates a fetch address used to fetch an instruction code in the instruction queue (Column 71, lines 1-6); a fetch circuit which fetches an instruction code that is read out based on the fetch address into the instruction queue (Column 60, lines 11-12); and a branch information setting circuit which decodes a branch setting instruction instructing a branch to a branch target address when the fetch address is a branch address (Column 62, lines 54-59), stores the branch address in a branch address storage register (Column 65, lines 18-32), and stores the branch target address in a branch target address storage register (Column 65, lines 18-32), wherein the fetch address operation circuit includes a circuit which compares an expected next fetch address obtained by incrementing a value in a fetch program counter by one instruction length with a value stored in the branch address storage register, and then outputs a value stored in the branch target address storage register as a next fetch address when the expected next fetch address coincides with the value in the branch address storage register, or outputs the expected next fetch address as a next fetch address when the expected next fetch address does not coincide with the value in the branch address storage register (Column 88, lines 33-41: The results are determined depending if a branch is needed).

As per claim 13, Branigin discloses electronic equipment comprising:

the data processing device (Column 115, lines 3-10: Computer processor in a personal computer, etc);  
means for receiving input data (Column 115, lines 3-10: All computer systems have means for receiving input data); and  
means for outputting a result of processing the input data by the data processing device (Column 115, lines 3-10: All computer systems have a means for outputting results).

As per claim 14, Branigin discloses electronic equipment comprising:  
the data processing device (Column 115, lines 3-10: Computer processor in a personal computer, etc);  
means for receiving input data (Column 115, lines 3-10: All computer systems have means for receiving input data); and  
means for outputting a result of processing the input data by the data processing device (Column 115, lines 3-10: All computer systems have a means for outputting results).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 3-12, and 15-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Branigin (U.S. Patent # 5,655,096) in view of Moore et al (U.S. Patent # 5,784,584).

As per claims 3-4, Branigin teaches the use of instructions, which includes a loop instruction that designates a loop count (Column 107, lines 25-30: Loop instructions with loop count is part of the vector instructions);

Branigin does not explicitly teach the use of loop instructions for the purpose of branch instructions or the storage of branch target address.

Moore et al teaches the branch information setting circuit decodes the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count (Column 24, lines 39-43), and stores the loop count designated by the loop instruction (Column 14, lines 43-46: The loop count is stored explicitly in LOOP COUNT); and the fetch address operation circuit includes a circuit which outputs a value stored in the branch target address storage register as a next fetch address until the number of times the branch to the branch target address repeats reaches the loop count (Column 24, lines 39-43: The next instruction is ran until loop count is zero or the number of times the branch repeats reaches the loop count).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time of the invention was made to have modified Branigin to include the use of

loop instructions in conjunction with branch instructions and thereby storing branch target addresses for later use.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Branigin by the teachings of Moore et al, because the use of loops for branches, especially when done in hardware as taught by Moore et al, is “faster than conventional software implementation<s>” (Moore et al, column 14, lines 62-64). Creating a faster system was a goal of Branigin in using vector instructions with loop counts/branching (Branigin, column 107, lines 25-30).

As per claims 5-8, Branigin teaches the use of vector instructions, which includes a loop instruction that designates a loop count (Column 107);

Branigin does not explicitly teach the use of loop instructions for the purpose of branch instructions or the storage of branch target address.

Moore et al teaches the branch information setting circuit decodes the loop instruction which instructs to repeat a branch to the branch target address the number of times equal to the loop count (Column 24, lines 39-43), and stores the loop count designated by the loop instruction (Column 14, lines 43-46); and the fetch address operation circuit includes a circuit which decrements a value set in the loop counter each time when a branch to the branch target address occurs (Column 24, lines 39-43), and outputs a value obtained by incrementing the branch address by one instruction length as a next fetch address when the value of the loop counter reaches zero

(Column 24, lines 39-40: Can use the ULOOP-IF-ZERO instruction after ULOOP-UNTIL-DONE instruction).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time of the invention was made to have modified Branigin to include the use of loop instructions in conjunction with branch instructions and thereby storing branch target addresses for later use.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Branigin by the teachings of Moore et al, because the use of loops for branches, especially when done in hardware as taught by Moore et al, is “faster than conventional software implementation<s>” (Moore et al, column 14, lines 62-64). Creating a faster system was a goal of Branigin in using vector instructions with loop counts/branching (Branigin, column 107, lines 25-30).

As per claims 9-12, Branigin teaches the use of vector instructions, which includes a loop instruction that designates a loop count (Column 107);

Branigin does not explicitly teach the use of loop instructions for the purpose of branch instructions or the storage of branch target address.

Moore et al teaches the loop instruction has the branch target address which is fixed relative to the loop instruction and also has no branch target address information in an operand (Column 24, lines 1-3: the instructions are already collected in a group); and the branch information setting circuit includes a circuit which calculates the value fixed relative to the loop instruction and stores the calculated value in the branch target

address storage register (Column 14, lines 47-48: Loop instructions are placed into instruction registers, with the MICROLOOP code predetermined).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time of the invention was made to have modified Branigin to include the use of loop instructions in conjunction with branch instructions and thereby storing branch target addresses for later use.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have modified Branigin by the teachings of Moore et al, because the use of loops for branches, especially when done in hardware as taught by Moore et al, is "faster than conventional software implementation<s>" (Moore et al, column 14, lines 62-64). Creating a faster system was a goal of Branigin in using vector instructions with loop counts/branching (Branigin, column 107, lines 25-30).

As per claims 15-18, the claims are rejected by the same reasoning of the above 35 U.S.C. 102(b) rejections of claims 13-14 in view of Moore et al.

### ***Conclusion***

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following patents are cited to further show the art with respect to data processing device and electronic equipment utilizing loop instructions in conjunction with branch instructions:

U.S. Patent # 5,768,575 to McFarland et al shows the use of loop counts and

comparisons when performing branch target address instructions.

U.S. Patent # 6,112,019 to Chamdani et al shows the further use of loop counts and shows an apparatus for fetch circuitry as described in application.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749. The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dov Popovici can be reached on (571) 272-4083. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vincent Lai  
Examiner  
Art Unit 2181

vl  
December 6, 2005



DOV POPOVICI  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100